

## AD7908/AD7918/AD7928

### FEATURES

**Fast throughput rate: 1 MSPS**  
**Specified for  $AV_{DD}$  of 2.7 V to 5.25 V**  
**Low power**  
 6.0 mW max at 1 MSPS with 3 V supply  
 13.5 mW max at 1 MSPS with 5 V supply  
**Eight (single-ended) inputs with sequencer**  
**Wide input bandwidth**  
 AD7928, 70 dB min SINAD at 50 kHz input frequency  
**Flexible power/serial clock speed management**  
**No pipeline delays**  
**High speed serial interface SPI®/QSPI™/  
 MICROWIRE™/DSP compatible**  
**Shutdown mode: 0.5  $\mu$ A max**  
**20-lead TSSOP package**

### GENERAL DESCRIPTION

The AD7908/AD7918/AD7928 are, respectively, 8-bit, 10-bit, and 12-bit, high speed, low power, 8-channel, successive approximation ADCs. The parts operate from a single 2.7 V to 5.25 V power supply and feature throughput rates up to 1 MSPS. The parts contain a low noise, wide bandwidth track-and-hold amplifier that can handle input frequencies in excess of 8 MHz.

The conversion process and data acquisition are controlled using  $\overline{CS}$  and the serial clock signal, allowing the device to easily interface with microprocessors or DSPs. The input signal is sampled on the falling edge of  $\overline{CS}$  and conversion is also initiated at this point. There are no pipeline delays associated with the part.

The AD7908/AD7918/AD7928 use advanced design techniques to achieve very low power dissipation at maximum throughput rates. At maximum throughput rates, the AD7908/AD7918/AD7928 consume 2 mA maximum with 3 V supplies; with 5 V supplies, the current consumption is 2.7 mA maximum.

Through the configuration of the control register, the analog input range for the part can be selected as 0 V to  $REF_{IN}$  or 0 V to  $2 \times REF_{IN}$ , with either straight binary or twos complement output coding. The AD7908/AD7918/AD7928 each feature eight single-ended analog inputs with a channel sequencer to allow a preprogrammed selection of channels to be converted sequentially.

The conversion time for the AD7908/AD7918/AD7928 is determined by the SCLK frequency, which is also used as the master clock to control the conversion.

#### Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

### FUNCTIONAL BLOCK DIAGRAM




Figure 1.

### PRODUCT HIGHLIGHTS

1. High Throughput with Low Power Consumption. The AD7908/AD7918/AD7928 offer up to 1 MSPS throughput rates. At the maximum throughput rate with 3 V supplies, the AD7908/AD7918/AD7928 dissipate just 6 mW of power maximum.
2. Eight Single-Ended Inputs with a Channel Sequencer. A sequence of channels can be selected, through which the ADC cycles and converts on.
3. Single-Supply Operation with  $V_{DRIVE}$  Function. The AD7908/AD7918/AD7928 operate from a single 2.7 V to 5.25 V supply. The  $V_{DRIVE}$  function allows the serial interface to connect directly to either 3 V or 5 V processor systems independent of  $AV_{DD}$ .
4. Flexible Power/Serial Clock Speed Management. The conversion rate is determined by the serial clock, allowing the conversion time to be reduced through the serial clock speed increase. The parts also feature various shutdown modes to maximize power efficiency at lower throughput rates. Current consumption is 0.5  $\mu$ A max when in full shutdown.
5. No Pipeline Delay. The parts feature a standard successive approximation ADC with accurate control of the sampling instant via a  $\overline{CS}$  input and once off conversion control.

## TABLE OF CONTENTS

Features .....	1	Control Register.....	15
General Description.....	1	Sequencer Operation .....	16
Functional Block Diagram .....	1	SHADOW Register .....	17
Product Highlights .....	1	Circuit Information.....	18
Revision History .....	2	Converter Operation.....	18
Specifications.....	3	ADC Transfer Function.....	19
AD7908 Specifications.....	3	Handling Bipolar Input Signals .....	19
AD7918 Specifications.....	5	Typical Connection Diagram .....	19
AD7928 Specifications.....	7	Modes of Operation .....	21
Timing Specifications .....	9	Power vs. Throughput Rate.....	23
Absolute Maximum Ratings.....	10	Serial Interface .....	23
ESD Caution.....	10	Microprocessor Interfacing.....	24
Pin Configuration and Function Descriptions.....	11	Application Hints .....	27
Terminology .....	12	Outline Dimensions .....	28
Typical Performance Characteristics .....	13	Ordering Guide .....	28
Performance Curves.....	13		

## REVISION HISTORY

### 6/06—Rev. A to Rev. B

Updated Format.....	Universal
Changes to Reference Section.....	21

### 9/03—Rev. 0 to Rev. A

Changes to Figure 3.....	15
Changes to Reference section .....	18

## SPECIFICATIONS

### AD7908 SPECIFICATIONS

$AV_{DD} = V_{DRIVE} = 2.7\text{ V to }5.25\text{ V}$ ,  $REF_{IN} = 2.5\text{ V}$ ,  $f_{SCLK} = 20\text{ MHz}$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

Table 1.

Parameter	B Version <sup>1</sup>	Unit	Test Conditions/Comments
<b>DYNAMIC PERFORMANCE</b>			
Signal-to-(Noise + Distortion) (SINAD) <sup>2</sup>	49	dB min	$f_{IN} = 50\text{ kHz}$ sine wave, $f_{SCLK} = 20\text{ MHz}$
Signal-to-Noise Ratio (SNR) <sup>2</sup>	49	dB min	
Total Harmonic Distortion (THD) <sup>2</sup>	-66	dB max	
Peak Harmonic or Spurious Noise (SFDR) <sup>2</sup>	-64	dB max	
Intermodulation Distortion (IMD) <sup>2</sup>			$f_a = 40.1\text{ kHz}$ , $f_b = 41.5\text{ kHz}$
Second-Order Terms	-90	dB typ	
Third-Order Terms	-90	dB typ	
Aperture Delay	10	ns typ	
Aperture Jitter	50	ps typ	
Channel-to-Channel Isolation <sup>2</sup>	-85	dB typ	$f_{IN} = 400\text{ kHz}$
Full Power Bandwidth	8.2	MHz typ	@ 3 dB
	1.6	MHz typ	@ 0.1 dB
<b>DC ACCURACY<sup>2</sup></b>			
Resolution	8	Bits	
Integral Nonlinearity	$\pm 0.2$	LSB max	Guaranteed no missed codes to 8 bits
Differential Nonlinearity	$\pm 0.2$	LSB max	Straight binary output coding
0 V to $REF_{IN}$ Input Range			
Offset Error	$\pm 0.5$	LSB max	
Offset Error Match	$\pm 0.05$	LSB max	
Gain Error	$\pm 0.2$	LSB max	
Gain Error Match	$\pm 0.05$	LSB max	
0 V to $2 \times REF_{IN}$ Input Range			$-REF_{IN}$ to $+REF_{IN}$ biased about $REF_{IN}$ with twos complement output coding
Positive Gain Error	$\pm 0.2$	LSB max	
Positive Gain Error Match	$\pm 0.05$	LSB max	
Zero Code Error	$\pm 0.5$	LSB max	
Zero Code Error Match	$\pm 0.1$	LSB max	
Negative Gain Error	$\pm 0.2$	LSB max	
Negative Gain Error Match	$\pm 0.05$	LSB max	
<b>ANALOG INPUT</b>			
Input Voltage Ranges	0 to $REF_{IN}$ 0 to $2 \times REF_{IN}$	V V	RANGE bit set to 1 RANGE bit set to 0, $AV_{DD}/V_{DRIVE} = 4.75\text{ V to }5.25\text{ V}$
DC Leakage Current	$\pm 1$	$\mu\text{A max}$	
Input Capacitance	20	pF typ	
<b>REFERENCE INPUT</b>			
$REF_{IN}$ Input Voltage	2.5	V	$\pm 1\%$ specified performance
DC Leakage Current	$\pm 1$	$\mu\text{A max}$	
$REF_{IN}$ Input Impedance	36	k $\Omega$ typ	$f_{SAMPLE} = 1\text{ MSPS}$
<b>LOGIC INPUTS</b>			
Input High Voltage, $V_{INH}$	$0.7 \times V_{DRIVE}$	V min	
Input Low Voltage, $V_{INL}$	$0.3 \times V_{DRIVE}$	V max	
Input Current, $I_{IN}$	$\pm 1$	$\mu\text{A max}$	Typically 10 nA, $V_{IN} = 0\text{ V or }V_{DRIVE}$
Input Capacitance, $C_{IN}$ <sup>3</sup>	10	pF max	

# AD7908/AD7918/AD7928

Parameter	B Version <sup>1</sup>	Unit	Test Conditions/Comments
<b>LOGIC OUTPUTS</b>			
Output High Voltage, $V_{OH}$	$V_{DRIVE} - 0.2$	V min	$I_{SOURCE} = 200 \mu A$ , $AV_{DD} = 2.7 V$ to $5.25 V$ $I_{SINK} = 200 \mu A$
Output Low Voltage, $V_{OL}$	0.4	V max	
Floating-State Leakage Current	$\pm 1$	$\mu A$ max	Coding bit set to 1 Coding bit set to 0
Floating-State Output Capacitance <sup>3</sup>	10	pF max	
Output Coding	Straight (natural) binary Twos complement		
<b>CONVERSION RATE</b>			
Conversion Time	800	ns max	16 SCLK cycles with SCLK at 20 MHz
Track-and-Hold Acquisition Time	300	ns max	Sine wave input
	300	ns max	Full-scale step input
Throughput Rate	1	MSPS max	See Serial Interface section
<b>POWER REQUIREMENTS</b>			
$AV_{DD}$	2.7/5.25	V min/max	Digital inputs = 0 V or $V_{DRIVE}$ $AV_{DD} = 2.7 V$ to $5.25 V$ , SCLK On or Off
$V_{DRIVE}$	2.7/5.25	V min/max	
$I_{DD}$ <sup>4</sup>			$AV_{DD} = 4.75 V$ to $5.25 V$ , $f_{SCLK} = 20 MHz$
Normal Mode (Static)	600	$\mu A$ typ	$AV_{DD} = 2.7 V$ to $3.6 V$ , $f_{SCLK} = 20 MHz$
Normal Mode (Operational)	2.7	mA max	$f_{SAMPLE} = 250 kSPS$
Using Auto Shutdown Mode	2	mA max	(Static)
	960	$\mu A$ typ	SCLK on or off (20 nA typ)
	0.5	$\mu A$ max	
Full Shutdown Mode	0.5	$\mu A$ max	
<b>Power Dissipation<sup>4</sup></b>			
Normal Mode (Operational)	13.5	mW max	$AV_{DD} = 5 V$ , $f_{SCLK} = 20 MHz$
	6	mW max	$AV_{DD} = 3 V$ , $f_{SCLK} = 20 MHz$
Auto Shutdown Mode (Static)	2.5	$\mu W$ max	$AV_{DD} = 5 V$
	1.5	$\mu W$ max	$AV_{DD} = 3 V$
Full Shutdown Mode	2.5	$\mu W$ max	$AV_{DD} = 5 V$
	1.5	$\mu W$ max	$AV_{DD} = 3 V$

<sup>1</sup> Temperature ranges as follows: B version:  $-40^{\circ}C$  to  $+85^{\circ}C$ .

<sup>2</sup> See Terminology section.

<sup>3</sup> Sample tested @  $25^{\circ}C$  to ensure compliance.

<sup>4</sup> See Power vs. Throughput Rate section.

## AD7918 SPECIFICATIONS

$V_{DD} = V_{DRIVE} = 2.7\text{ V to }5.25\text{ V}$ ,  $REF_{IN} = 2.5\text{ V}$ ,  $f_{SCLK} = 20\text{ MHz}$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

Table 2.

Parameter	B Version <sup>1</sup>	Unit	Test Conditions/Comments
<b>DYNAMIC PERFORMANCE</b>			
Signal-to-(Noise + Distortion) (SINAD) <sup>2</sup>	61	dB min	$f_{IN} = 50\text{ kHz sine wave}$ , $f_{SCLK} = 20\text{ MHz}$
Signal-to-Noise Ratio (SNR) <sup>2</sup>	61	dB min	
Total Harmonic Distortion (THD) <sup>2</sup>	-72	dB max	
Peak Harmonic or Spurious Noise (SFDR) <sup>2</sup>	-74	dB max	
Intermodulation Distortion (IMD) <sup>2</sup>			$f_a = 40.1\text{ kHz}$ , $f_b = 41.5\text{ kHz}$
Second-Order Terms	-90	dB typ	
Third-Order Terms	-90	dB typ	
Aperture Delay	10	ns typ	
Aperture Jitter	50	ps typ	
Channel-to-Channel Isolation <sup>2</sup>	-85	dB typ	$f_{IN} = 400\text{ kHz}$
Full Power Bandwidth	8.2	MHz typ	@ 3 dB
	1.6	MHz typ	@ 0.1 dB
<b>DC ACCURACY<sup>2</sup></b>			
Resolution	10	Bits	
Integral Nonlinearity	±0.5	LSB max	Guaranteed no missed codes to 10 bits
Differential Nonlinearity	±0.5	LSB max	Straight binary output coding
0 V to $REF_{IN}$ Input Range			
Offset Error	±2	LSB max	
Offset Error Match	±0.2	LSB max	
Gain Error	±0.5	LSB max	
Gain Error Match	±0.2	LSB max	
0 V to $2 \times REF_{IN}$ Input Range			- $REF_{IN}$ to $+REF_{IN}$ biased about $REF_{IN}$ with twos complement output coding
Positive Gain Error	±0.5	LSB max	
Positive Gain Error Match	±0.2	LSB max	
Zero Code Error	±2	LSB max	
Zero Code Error Match	±0.2	LSB max	
Negative Gain Error	±0.5	LSB max	
Negative Gain Error Match	±0.2	LSB max	
<b>ANALOG INPUT</b>			
Input Voltage Ranges	0 to $REF_{IN}$	V	RANGE bit set to 1
	0 to $2 \times REF_{IN}$	V	RANGE bit set to 0, $AV_{DD}/V_{DRIVE} = 4.75\text{ V to }5.25\text{ V}$
DC Leakage Current	±1	µA max	
Input Capacitance	20	pF typ	
<b>REFERENCE INPUT</b>			
$REF_{IN}$ Input Voltage	2.5	V	±1% specified performance
DC Leakage Current	±1	µA max	
$REF_{IN}$ Input Impedance	36	kΩ typ	$f_{SAMPLE} = 1\text{ MSPS}$
<b>LOGIC INPUTS</b>			
Input High Voltage, $V_{INH}$	$0.7 \times V_{DRIVE}$	V min	
Input Low Voltage, $V_{INL}$	$0.3 \times V_{DRIVE}$	V max	
Input Current, $I_{IN}$	±1	µA max	Typically 10 nA, $V_{IN} = 0\text{ V or }V_{DRIVE}$
Input Capacitance, $C_{IN}^3$	10	pF max	

# AD7908/AD7918/AD7928

Parameter	B Version <sup>1</sup>	Unit	Test Conditions/Comments
<b>LOGIC OUTPUTS</b>			
Output High Voltage, $V_{OH}$	$V_{DRIVE} - 0.2$	V min	$I_{SOURCE} = 200 \mu A$ , $AV_{DD} = 2.7 V$ to $5.25 V$ $I_{SINK} = 200 \mu A$
Output Low Voltage, $V_{OL}$	0.4	V max	
Floating-State Leakage Current	$\pm 1$	$\mu A$ max	Coding bit set to 1 Coding bit set to 0
Floating-State Output Capacitance <sup>3</sup>	10	pF max	
Output Coding	Straight (natural) binary Twos complement		
<b>CONVERSION RATE</b>			
Conversion Time	800	ns max	16 SCLK cycles with SCLK at 20 MHz
Track-and-Hold Acquisition Time	300	ns max	Sine wave input
	300	ns max	Full-scale step input
Throughput Rate	1	MSPS max	See Serial Interface section
<b>POWER REQUIREMENTS</b>			
$AV_{DD}$	2.7/5.25	V min/max	Digital inputs = 0 V or $V_{DRIVE}$ $AV_{DD} = 2.7 V$ to $5.25 V$ , SCLK on or off
$V_{DRIVE}$	2.7/5.25	V min/max	
$I_{DD}$ <sup>4</sup>			$AV_{DD} = 4.75 V$ to $5.25 V$ , $f_{SCLK} = 20 MHz$
Normal Mode (Static)	600	$\mu A$ typ	$AV_{DD} = 2.7 V$ to $3.6 V$ , $f_{SCLK} = 20 MHz$
Normal Mode (Operational)	2.7	mA max	$f_{SAMPLE} = 250 kSPS$
Using Auto Shutdown Mode	2	mA max	(Static)
Full Shutdown Mode	960	$\mu A$ typ	SCLK on or off (20 nA typ)
	0.5	$\mu A$ max	
Power Dissipation <sup>4</sup>	0.5	$\mu A$ max	
Normal Mode (Operational)	13.5	mW max	$AV_{DD} = 5 V$ , $f_{SCLK} = 20 MHz$
	6	mW max	$AV_{DD} = 3 V$ , $f_{SCLK} = 20 MHz$
Auto Shutdown Mode (Static)	2.5	$\mu W$ max	$AV_{DD} = 5 V$
	1.5	$\mu W$ max	$AV_{DD} = 3 V$
Full Shutdown Mode	2.5	$\mu W$ max	$AV_{DD} = 5 V$
	1.5	$\mu W$ max	$AV_{DD} = 3 V$

<sup>1</sup> Temperature ranges as follows: B version:  $-40^{\circ}C$  to  $+85^{\circ}C$ .

<sup>2</sup> See Terminology section.

<sup>3</sup> Sample tested @  $25^{\circ}C$  to ensure compliance.

<sup>4</sup> See Power vs. Throughput Rate section.

## AD7928 SPECIFICATIONS

$V_{DD} = V_{DRIVE} = 2.7\text{ V to }5.25\text{ V}$ ,  $REF_{IN} = 2.5\text{ V}$ ,  $f_{SCLK} = 20\text{ MHz}$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

Table 3.

Parameter	B Version <sup>1</sup>	Unit	Test Conditions/Comments
<b>DYNAMIC PERFORMANCE</b>			
Signal-to-(Noise + Distortion) (SINAD) <sup>2</sup>	70	dB min	$f_{IN} = 50\text{ kHz sine wave}$ , $f_{SCLK} = 20\text{ MHz}$ @ 5 V
	69	dB min	@ 3 V typically 70 dB
Signal-to-Noise Ratio (SNR) <sup>2</sup>	70	dB min	
Total Harmonic Distortion (THD) <sup>2</sup>	-77	dB max	@ 5 V typically -84 dB
	-73	dB max	@ 3 V typically -77 dB
Peak Harmonic or Spurious Noise (SFDR) <sup>2</sup>	-78	dB max	@ 5 V typically -86 dB
	-76	dB max	@ 3 V typically -80 dB
Intermodulation Distortion (IMD) <sup>2</sup>			$f_a = 40.1\text{ kHz}$ , $f_b = 41.5\text{ kHz}$
Second-Order Terms	-90	dB typ	
Third-Order Terms	-90	dB typ	
Aperture Delay	10	ns typ	
Aperture Jitter	50	ps typ	
Channel-to-Channel Isolation <sup>2</sup>	-85	dB typ	$f_{IN} = 400\text{ kHz}$
Full Power Bandwidth	8.2	MHz typ	@ 3 dB
	1.6	MHz typ	@ 0.1 dB
<b>DC ACCURACY<sup>2</sup></b>			
Resolution	12	Bits	
Integral Nonlinearity	$\pm 1$	LSB max	
Differential Nonlinearity	$-0.9/+1.5$	LSB max	Guaranteed no missed codes to 12 bits
0 V to $REF_{IN}$ Input Range			Straight binary output coding
Offset Error	$\pm 8$	LSB max	Typically $\pm 0.5$ LSB
Offset Error Match	$\pm 0.5$	LSB max	
Gain Error	$\pm 1.5$	LSB max	
Gain Error Match	$\pm 0.5$	LSB max	
0 V to $2 \times REF_{IN}$ Input Range			$-REF_{IN}$ to $+REF_{IN}$ biased about $REF_{IN}$ with twos complement output coding
Positive Gain Error	$\pm 1.5$	LSB max	
Positive Gain Error Match	$\pm 0.5$	LSB max	
Zero Code Error	$\pm 8$	LSB max	Typically $\pm 0.8$ LSB
Zero Code Error Match	$\pm 0.5$	LSB max	
Negative Gain Error	$\pm 1$	LSB max	
Negative Gain Error Match	$\pm 0.5$	LSB max	
<b>ANALOG INPUT</b>			
Input Voltage Ranges	0 to $REF_{IN}$	V	RANGE bit set to 1
	0 to $2 \times REF_{IN}$	V	RANGE bit set to 0, $V_{DD}/V_{DRIVE} = 4.75\text{ V to }5.25\text{ V}$
DC Leakage Current	$\pm 1$	$\mu\text{A max}$	
Input Capacitance	20	pF typ	
<b>REFERENCE INPUT</b>			
$REF_{IN}$ Input Voltage	2.5	V	$\pm 1\%$ specified performance
DC Leakage Current	$\pm 1$	$\mu\text{A max}$	
$REF_{IN}$ Input Impedance	36	k $\Omega$ typ	$f_{SAMPLE} = 1\text{ MSPS}$
<b>LOGIC INPUTS</b>			
Input High Voltage, $V_{INH}$	$0.7 \times V_{DRIVE}$	V min	
Input Low Voltage, $V_{INL}$	$0.3 \times V_{DRIVE}$	V max	
Input Current, $I_{IN}$	$\pm 1$	$\mu\text{A max}$	Typically 10 nA, $V_{IN} = 0\text{ V or }V_{DRIVE}$
Input Capacitance, $C_{IN}^3$	10	pF max	

# AD7908/AD7918/AD7928

Parameter	B Version <sup>1</sup>	Unit	Test Conditions/Comments
<b>LOGIC OUTPUTS</b>			
Output High Voltage, $V_{OH}$	$V_{DRIVE} - 0.2$	V min	$I_{SOURCE} = 200 \mu A$ , $AV_{DD} = 2.7 V$ to $5.25 V$ $I_{SINK} = 200 \mu A$
Output Low Voltage, $V_{OL}$	0.4	V max	
Floating-State Leakage Current	$\pm 1$	$\mu A$ max	Coding bit set to 1
Floating-State Output Capacitance <sup>3</sup>	10	pF max	
Output Coding	Straight (natural) binary Twos complement		Coding bit set to 0
<b>CONVERSION RATE</b>			
Conversion Time	800	ns max	16 SCLK cycles with SCLK at 20 MHz
Track-and-Hold Acquisition Time	300	ns max	Sine wave input
	300	ns max	Full-scale step input
Throughput Rate	1	MSPS max	See Serial Interface section
<b>POWER REQUIREMENTS</b>			
$AV_{DD}$	2.7/5.25	V min/max	Digital inputs = 0 V or $V_{DRIVE}$
$V_{DRIVE}$	2.7/5.25	V min/max	
$I_{DD}$ <sup>4</sup>			$AV_{DD} = 2.7 V$ to $5.25 V$ , SCLK on or off
Normal Mode (Static)	600	$\mu A$ typ	$AV_{DD} = 4.75 V$ to $5.25 V$ , $f_{SCLK} = 20 MHz$
Normal Mode (Operational)	2.7	mA max	$AV_{DD} = 2.7 V$ to $3.6 V$ , $f_{SCLK} = 20 MHz$
Using Auto Shutdown Mode	960	$\mu A$ typ	$f_{SAMPLE} = 250 kSPS$
Full Shutdown Mode	0.5	$\mu A$ max	(Static)
Power Dissipation <sup>4</sup>			SCLK on or off (20 nA typ)
Normal Mode (Operational)	13.5	mW max	$AV_{DD} = 5 V$ , $f_{SCLK} = 20 MHz$
	6	mW max	$AV_{DD} = 3 V$ , $f_{SCLK} = 20 MHz$
Auto Shutdown Mode (Static)	2.5	$\mu W$ max	$AV_{DD} = 5 V$
	1.5	$\mu W$ max	$AV_{DD} = 3 V$
Full Shutdown Mode	2.5	$\mu W$ max	$AV_{DD} = 5 V$
	1.5	$\mu W$ max	$AV_{DD} = 3 V$

<sup>1</sup> Temperature ranges as follows: B Version:  $-40^{\circ}C$  to  $+85^{\circ}C$ .

<sup>2</sup> See Terminology section.

<sup>3</sup> Sample tested @  $25^{\circ}C$  to ensure compliance.

<sup>4</sup> See Power vs. Throughput Rate section.













































