# Dual D Flip-Flop with Set and Reset with LSTTL Compatible Inputs

# **High-Performance Silicon-Gate CMOS**


The MC74HCT74A is identical in pinout to the LS74. This device may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.

This device consists of two D flip-flops with individual Set, Reset, and Clock inputs. Information at a D-input is transferred to the corresponding Q output on the next positive going edge of the clock input. Both Q and  $\overline{Q}$  outputs are available from each flip-flop. The Set and Reset inputs are asynchronous.

#### **Features**

- Output Drive Capability: 10 LSTTL Loads
- TTL NMOS Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0 μA
- In Compliance With the JEDEC Standard No. 7.0 A Requirements
- Chip Complexity: 136 FETs or 34 Equivalent Gates
- Pb-Free Packages are Available\*

# LOGIC DIAGRAM



Design Criteria	Value	Units
Internal Gate Count†	34	ea.
Internal Gate Propagation Delay	1.5	ns
Internal Gate Power Dissipation	5.0	μW
Speed Power Product	.0075	рJ

<sup>†</sup>Equivalent to a two-input NAND gate.



# ON Semiconductor®

http://onsemi.com

#### MARKING DIAGRAMS




PDIP-14 [ N SUFFIX ] CASE 646 [

4、人人人人人人人 MC74HCT74AN AWLYYWWG



SOIC-14 D SUFFIX CASE 751A



A = Assembly Location

L, WL = Wafer Lot
Y, YY = Year
W, WW = Work Week
G = Pb-Free Package

# **PIN ASSIGNMENT**

1 ●	14	□ v <sub>cc</sub>
2	13	RESET 2
3	12	DATA 2
4	11	CLOCK 2
5	10	SET 2
6	9	Q2
7	8	☐ <b>Q</b> 2
	3 4 5	2 13 3 12 4 11 5 10

#### **FUNCTION TABLE**

	Inputs				puts	
Set	Reset	Clock	Data	ø	Q	
L	Н	Х	Χ	Н	L	
Н	L	Χ	Χ	L	Н	
L	L	Χ	Χ	H*	H*	
Н	Н	$\mathcal{L}$	Н	Н	L	
Н	Н	_	L	L	Н	
Н	Н	L	Χ	No Change		
Н	Н	Н	X	No Change		
Н	Н	~	Χ	No CI	nange	

<sup>\*</sup>Both outputs will remain high as long as Set and Reset are low, but the output states are unpredictable if Set and Reset go high simultaneously.

# ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

<sup>\*</sup>For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
V <sub>in</sub>	DC Input Voltage (Referenced to GND)	- 0.5 to V <sub>CC</sub> + 0.5	V
V <sub>out</sub>	DC Output Voltage (Referenced to GND)	- 0.5 to V <sub>CC</sub> + 0.5	V
I <sub>in</sub>	DC Input Current, per Pin	± 20	mA
I <sub>out</sub>	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V <sub>CC</sub> and GND Pins	± 50	mA
P <sub>D</sub>	Power Dissipation in Still Air Plastic DIP† SOIC Package†	750 500	mW
T <sub>stg</sub>	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$   $V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

†Derating — Plastic DIP: -10mW/°C from 65° to 125°C

SOIC Package: -7mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Referenced to GND)	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature, All Package Types	- 55	+ 125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Figure 1)	0	500	ns

# DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Gua	Guaranteed Limit		
Symbol	Parameter	Test Conditions	V <sub>CC</sub>	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out}  \le 20  \mu\text{A}$	4.5 5.5	2.0 2.0	2.0 2.0	2.0 2.0	V
V <sub>IL</sub>	Maximum Low–Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out}  \le 20  \mu\text{A}$	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	V
V <sub>OH</sub>	Minimum High–Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out}  \le 20 \ \mu\text{A}$	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out}  \le 4.0 \text{ mA}$	4.5	3.98	3.84	3.7	
V <sub>OL</sub>	Maximum Low–Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out}  \le 20 \ \mu\text{A}$	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out}  \le 4.0 \text{ mA}$	4.5	0.26	0.33	0.4	
I <sub>in</sub>	Maximum Input Leakage Current	V <sub>in</sub> = V <sub>CC</sub> or GND	5.5	± 0.1	± 1.0	± 1.0	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$	5.5	2.0	20	80	μΑ
$\Delta I_{CC}$	Additional Quiescent Supply Current	V <sub>in</sub> = 2.4 V, Any One Input V <sub>in</sub> = V <sub>CC</sub> or GND, Other Inputs		≥-55°C	25°C	to 125°C	
		$I_{out} = 0 \mu A$	5.5	2.9		2.4	mA

<sup>1.</sup> Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

# AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = $5.0 \text{ V} \pm 10\%$ , C<sub>L</sub> = 50 pF, Input $t_r$ = $t_f$ = 6.0 ns)

		Guaranteed Limit			
Symbol	Parameter	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
f <sub>max</sub>	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4)	30	24	20	MHz
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Clock to Q or Q (Figures 1 and 4)	24	30	36	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Set or Reset to Q or $\overline{\mathbf{Q}}$ (Figures 2 and 4)	24	30	36	ns
t <sub>TLH</sub> ,	Maximum Output Transition Time, Any Output (Figures 1 and 4)	15	19	22	ns
C <sub>in</sub>	Maximum Input Capacitance	10	10	10	pF

<sup>2.</sup> For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the ON Semiconductor High–Speed CMOS Data Book (DL129/D).

		Typical @ 25°C, V <sub>CC</sub> = 5.0 V	
C <sub>PD</sub>	Power Dissipation Capacitance (Per Enabled Output)*	32	pF

<sup>3.</sup> Used to determine the no–load dynamic power consumption: P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup>f + I<sub>CC</sub> V<sub>CC</sub>. For load considerations, see Chapter 2 of the ON Semiconductor High–Speed CMOS Data Book (DL129/D).

# **TIMING REQUIREMENTS** ( $V_{CC} = 5.0 \text{ V} \pm 10\%$ , $C_L = 50 \text{ pF}$ , Input $t_r = t_f = 6.0 \text{ ns}$ )

			Guaranteed Limit														
			– 55 to 25°C										≤ <b>85</b> ° <b>C</b>		≤ 125°C		
Symbol	Parameter	Fig.	Min	Max	Min	Max	Min	Max	Units								
t <sub>su</sub>	Minimum Setup Time, Data to Clock	3	15		19		22		ns								
t <sub>h</sub>	Minimum Hold Time, Clock to Data	3	3		3		3		ns								
t <sub>rec</sub>	Minimum Recovery Time, Set or Reset Inactive to Clock	2	6		8		9		ns								
t <sub>w</sub>	Minimum Pulse Width, Clock	1	15		19		22		ns								
t <sub>w</sub>	Minimum Pulse Width, Set or Reset	2	15		19		22		ns								
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and Fall Times	1		500		500		500	ns								

# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74HCT74AN	PDIP-14	500 Units / Rail
MC74HCT74ANG	PDIP-14 (Pb-Free)	500 Units / Rail
MC74HCT74AD	SOIC-14	55 Units / Rail
MC74HCT74ADG	SOIC-14 (Pb-Free)	55 Units / Rail
MC74HCT74ADR2	SOIC-14	2500 Units / Reel
MC74HCT74ADR2G	SOIC-14 (Pb-Free)	2500 Units / Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# **SWITCHING WAVEFORMS**




Figure 1.




Figure 2.





Figure 3.



\*Includes all probe and jig capacitance

Figure 5.





Figure 4. Expanded Logic Diagram

# **PACKAGE DIMENSIONS**

PDIP-14 **N SUFFIX** CASE 646-06 ISSUE N






- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
  4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
  5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIM	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.715	0.770	18.16	18.80
В	0.240	0.260	6.10	6.60
C	0.145	0.185	3.69	4.69
D	0.015	0.021	0.38	0.53
F	0.040	0.070	1.02	1.78
G	0.100	BSC	2.54	BSC
Н	0.052	0.095	1.32	2.41
J	0.008	0.015	0.20	0.38
K	0.115	0.135	2.92	3.43
L	0.290	0.310	7.37	7.87
М		10 °	10	
N	0.015	0.039	0.38	1.01

#### PACKAGE DIMENSIONS

## SOIC-14 **D SUFFIX** CASE 751A-03 ISSUE G



- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSIONS A AND B DO NOT INCLUDE
- MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE
  DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL

	MILLIN	IETERS	INC	HES
DIM	MIN MAX		MIN	MAX
Α	8.55	8.75	0.337	0.344
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
۲	0.19	0.25	0.008	0.009
Κ	0.10	0.25	0.004	0.009
М	0 °	7°	0°	7°
Р	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its partnif rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.